ANALOG DEVICES

256-Position, One-Time Programmable, Dual-Channel, I²C Digital Potentiometers

FEATURES

2-channel, 256-position potentiometers One-time programmable (OTP) set-and-forget resistance setting provides a low cost alternative to EEMEM Unlimited adjustments prior to OTP activation OTP overwrite allows dynamic adjustments with userdefined preset End-to-end resistance: 2.5 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω Compact 10-lead MSOP: 3 mm × 4.9 mm Fast settling time: $t_s = 5 \mu s$ typical on power-up Full read/write of wiper register Power-on preset to midscale Extra package address decode pins: AD0 and AD1 (AD5173) Single supply: 2.7 V to 5.5 V Low temperature coefficient: 35 ppm/°C Low power: $I_{DD} = 6 \mu A$ maximum Wide operating temperature: -40°C to +125°C

APPLICATIONS

Systems calibration Electronics level setting Mechanical trimmers replacement in new designs Permanent factory PCB setting Transducer adjustment of pressure, temperature, position, chemical, and optical sensors RF amplifier biasing Automotive electronics adjustment Gain control and offset adjustment

GENERAL DESCRIPTION

The AD5172/AD5173 are dual-channel, 256-position, one-time programmable (OTP) digital potentiometers¹ that employ fuse link technology to achieve memory retention of resistance settings. OTP is a cost-effective alternative to EEMEM for users who do not need to program the digital potentiometer setting in memory more than once. These devices perform the same electronic adjustment function as mechanical potentiometers or variable resistors but with enhanced resolution, solid-state reliability, and superior low temperature coefficient performance.

The AD5172/AD5173 are programmed using a 2-wire, I²C^{*}compatible digital interface. Unlimited adjustments are allowed

¹ The terms *digital potentiometer*, *VR*, and *RDAC* are used interchangeably.

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD5172/AD5173

FUNCTIONAL BLOCK DIAGRAMS




Figure 2. AD5173 Functional Block Diagram

before permanently setting the resistance value. During OTP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

Unlike traditional OTP digital potentiometers, the AD5172/ AD5173 have a unique temporary OTP overwrite feature that allows for new adjustments even after a fuse is blown. However, the OTP setting is restored during subsequent power-up conditions. This allows users to treat these digital potentiometers as volatile potentiometers with a programmable preset.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2003-2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagrams1
General Description 1
Revision History
Specifications
Electrical Characteristics: 2.5 k Ω
Electrical Characteristics: 10 k $\Omega,$ 50 k $\Omega,$ and 100 k Ω
Timing Characteristics
Absolute Maximum Ratings7
ESD Caution7
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Test Circuits
Theory of Operation15
One-Time Programming (OTP)15

REVISION HISTORY

4/09—Rev. G to Rev. H

Changes to DC Characteristics—Rheostat Mode Parameter and
to DC Characteristics—Potentiometer Divider Mode Parameter,
Table 1 3
12/08—Rev. F to Rev. G
Changes to OTP Supply Voltage Parameter, Table 1 3
Changes to OTP Supply Voltage Parameter, Table 2 5
Changes to Table 5 and Table 6
Changes to One-Time Programming (OTP) Section15
Changes to Power Supply Considerations Section, Figure 46,
and Figure 46 Caption17
Changes to Ordering Guide
7/08—Rev. E to Rev. F
Changes to Power Supplies Parameter in Table 1 and Table 2 3
Updated Fuse Blow Condition to 400 ms Throughout5
1/08—Rev. D to Rev. E
Changes to Features
Changes to General Description1
Changes to OTP Supply Voltage and OTP Supply Current in
Table 1
Changes to OTP Supply Voltage and OTP Supply Current in
Changes to OTP Supply Voltage and OTP Supply Current in Table 2
Table 25Added OTP Program Time in Table 36
Table 2
Table 25Added OTP Program Time in Table 36Changes to Table 47Changes to Table 5 and Table 68
Table 25Added OTP Program Time in Table 36Changes to Table 47Changes to Table 5 and Table 68Inserted Figure 3013
Table 25Added OTP Program Time in Table 36Changes to Table 47Changes to Table 5 and Table 68Inserted Figure 3013Replaced One-Time Programming (OTP) Section15
Table 25Added OTP Program Time in Table 36Changes to Table 47Changes to Table 5 and Table 68Inserted Figure 3013

	Programming the Variable Resistor and Voltage	15
	Programming the Potentiometer Divider	16
	ESD Protection	17
	Terminal Voltage Operating Range	17
	Power-Up Sequence	17
	Power Supply Considerations	17
	Layout Considerations	18
I ²	C Interface	19
	Write Mode	19
	Read Mode	19
	I ² C Controller Programming	20
	I ² C-Compatible, 2-Wire Serial Bus	21
	Level Shifting for Different Voltage Operation	22
С	Putline Dimensions	23
	Ordering Guide	23

Replaced I ² C-Compatible, 2-Wire Serial Bus Section
Changes to Ordering Guide
6/06—Rev. C to Rev. D
Changes to Features
Changes to One-Time Programming (OTP) Section15
Changes to Figure 44 and Figure 45 17
Changes to Power Supply Considerations Section 18
Changes to Figure 46 and Figure 47 18
Changes to Device Programming Software Section 19
Updated Outline Dimensions
6/05—Rev. B to Rev. C
Added Footnote 8, Footnote 9, and Footnote 10 to Table 1
Added Footnote 8 to Table 2
Changes to Table 5 and Table 6
Changes to Power Supply Considerations Section 17
Changes to I ² C-Compatible 2-Wire Serial Bus Section
Added Level Shifting for Different Voltage Operation Section24
Updated Outline Dimensions
Changes to Ordering Guide
10/04—Rev. A to Rev. B
Updated FormatUniversa
Changes to Specifications
Changes to One-Time Programming (OTP) Section13
Changes to Power Supply Considerations Section 15
Changes to Figure 44 and Figure 45 15
Changes to Figure 46 and Figure 47 16
11/03—Rev. 0 to Rev. A
Changes to Electrical Characteristics—2.5 kΩ
11/03—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS: 2.5 k Ω

 V_{DD} = 5 V ± 10%, or 3 V ± 10%; V_{A} = V_{DD} ; V_{B} = 0 V; -40°C < T_{A} < +125°C; unless otherwise noted.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE				-78		
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , V_A = no connect	-2	±0.1	+2	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , $V_A = no$ connect	-14	±0.1	+14	LSB
Nominal Resistor Tolerance ³	ΔΒΑΒ	$T_A = 25^{\circ}C$	-20	<u></u> 2	+55	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta T$	1A - 25 C	20	35	155	ppm/°
Wiper Resistance	RwB	$Code = 0x00, V_{DD} = 5 V$		160	200	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER	TYVD			100	200	32
MODE ⁴						
Differential Nonlinearity ⁵	DNL		-1.5	±0.1	+1.5	LSB
Integral Nonlinearity ⁵	INL		-2	±0.6	+2	LSB
Voltage Divider Temperature Coefficient	(ΔVw/Vw)/ΔT	Code = 0x80		15		ppm/°
Full-Scale Error	VWFSE	Code = 0xFF	-14	-5.5	0	LSB
Zero-Scale Error	Vwzse	Code = 0x00	0	4.5	12	LSB
RESISTOR TERMINALS			-			
Voltage Range ⁶	V _A , V _B , V _W		GND		VDD	v
Capacitance A, B ⁷	С _А , С _В	f = 1 MHz, measured to		45	- 55	pF
		GND, code = 0x80				14.
Capacitance W ⁷	Cw	f = 1 MHz, measured to		60		рF
		GND, code = 0x80				-
Shutdown Supply Current ⁸	I _{A_SD}	$V_{DD} = 5.5 V$		0.01	1	μΑ
Common-Mode Leakage	Ісм	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
SDA and SCL						
Input Logic High ⁹	V _{IH}	$V_{DD} = 5 V$	$0.7 V_{DD}$		$V_{DD} + 0.5$	V
Input Logic Low ⁹	VIL	$V_{DD} = 5 V$	-0.5		+0.3 V _{DD}	V
AD0 and AD1						
Input Logic High	VIH	$V_{DD} = 3 V$	2.1			V
Input Logic Low	VIL	$V_{DD} = 3 V$			0.6	V
Input Current	h∟	$V_{IN} = 0 V \text{ or } 5 V$			±1	μA
Input Capacitance ⁷	CIL			5		pF
POWER SUPPLIES						
Power Supply Range	V _{DD RANGE}		2.7		5.5	v
OTP Supply Voltage ^{9, 10}	V _{DD_OTP}	$T_A = 25^{\circ}C$	5.6	5.7	5.8	v
Supply Current	I _{DD}	$V_{IH} = 5 V \text{ or } V_{IL} = 0 V$		3.5	6	μA
OTP Supply Current ^{9, 11, 12}	DD_OTP	$V_{DD_OTP} = 5.0 V, T_A = 25^{\circ}C$		100		mA
Power Dissipation ¹³	P _{DISS}	$V_{\rm H} = 5 \rm V or V_{\rm IL} = 0 \rm V, V_{\rm DD} = 5 \rm V$			33	μW
Power Supply Sensitivity	PSS	$V_{DD} = 5 V \pm 10\%$, code = midscale		±0.02	±0.08	%/%
DYNAMIC CHARACTERISTICS ¹⁴			1			1
Bandwidth, –3 dB	BW	Code = 0x80		4.8		MHz
Total Harmonic Distortion	THDw	$V_A = 1 V \text{ rms}, V_B = 0 V,$ f = 1 kHz		0.1		%

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
V _w Settling Time	ts	$V_A = 5 V$, $V_B = 0 V$, $\pm 1 LSB$ error band		1		μs
Resistor Noise Voltage Density	en_wb	$R_{WB}=1.25 \text{ k}\Omega, R_S=0 \ \Omega$		3.2		nV/√Hz

 1 Typical specifications represent average readings at 25°C and V_{DD} = 5 V.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.

positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotor ${}^{3}V_{A} = V_{DD}$, $V_{B} = 0$ V, wiper (V_{W}) = no connect.

⁴ Specifications apply to all VRs.

⁵ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁶ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

⁷ Guaranteed by design, but not subject to production test.

⁸ Measured at Terminal A. Terminal A is open circuited in shutdown mode.

⁹ The minimum voltage requirement on the V_H is 0.7 V × V_{DD}. For example, V_H minimum = 3.5 V when V_{DD} = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V_{DD}.

However, care must be taken to ensure that the minimum V_H is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.

¹⁰ Different from the operating power supply; the power supply for OTP is used one time only.
¹¹ Different from the operating current; the supply current for OTP lasts approximately 400 ms for one time only.

¹² See Figure 30 for an energy plot during an OTP program.

¹³ P_{DISS} is calculated from ($I_{DD} \times V_{DD}$). CMOS logic level inputs result in minimum power dissipation.

¹⁴ All dynamic characteristics use $V_{DD} = 5$ V.

ELECTRICAL CHARACTERISTICS: 10 k\Omega, 50 k\Omega, AND 100 k\Omega

 $V_{DD} = 5 \text{ V} \pm 10\%$ or $3 \text{ V} \pm 10\%$; $V_A = V_{DD}$; $V_B = 0 \text{ V}$; $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$; unless otherwise noted.

Table	2.
-------	----

Table 2.				- 1		
Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , V_A = no connect	-1	±0.1	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , V_A = no connect	-2.5	±0.25	+2.5	LSB
Nominal Resistor Tolerance ³	ΔR _{AB}	$T_A = 25^{\circ}C$	-20		+20	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta T$			35		ppm/°C
Wiper Resistance	RwB	$Code = 0x00, V_{DD} = 5 V$		160	200	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE ⁴						
Differential Nonlinearity ⁵	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity ⁵	INL		-1	±0.3	+1	LSB
Voltage Divider Temperature Coefficient	(ΔVw/Vw)/ΔT	Code = 0x80		15		ppm/°C
Full-Scale Error	V _{WFSE}	Code = 0xFF	-2.5	-1	0	LSB
Zero-Scale Error	V _{WZSE}	Code = 0x00	0	1	2.5	LSB
RESISTOR TERMINALS						
Voltage Range ⁶	VA, VB, VW		GND		V _{DD}	V
Capacitance A, B ⁷	C _A , C _B	f = 1 MHz, measured to GND, code = 0x80		45		pF
Capacitance W ⁷	Cw	f = 1 MHz, measured to GND, code = 0x80		60		pF
Shutdown Supply Current ⁸	I _{A_SD}	$V_{DD} = 5.5 V$		0.01	1	μA
Common-Mode Leakage	Ісм	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
SDA and SCL						
Input Logic High ⁹	VIH	$V_{DD} = 5 V$	0.7 V _{DD}		V _{DD} + 0.5	V
Input Logic Low ⁹	VIL	$V_{DD} = 5 V$	-0.5		+0.3 V _{DD}	V
AD0 and AD1						
Input Logic High	VIH	$V_{DD} = 3 V$	2.1			V
Input Logic Low	VIL	$V_{DD} = 3 V$			0.6	V
Input Current	lı.	$V_{IN} = 0 V \text{ or } 5 V$			±1	μA
Input Capacitance ⁷	CIL			5		pF

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
POWER SUPPLIES				·		
Power Supply Range	Vdd_range		2.7		5.5	V
OTP Supply Voltage ^{9, 10}	V _{DD_OTP}	$T_A = 25^{\circ}C$	5.6	5.7	5.8	V
Supply Current	IDD	$V_{IH} = 5 V \text{ or } V_{IL} = 0 V$		3.5	6	μA
OTP Supply Current ^{9, 11, 12}		$V_{DD_OTP} = 5.0 V, T_A = 25^{\circ}C$		100		mA
Power Dissipation 13	P _{DISS}	$\label{eq:VIH} \begin{split} V_{IH} &= 5 \; V \; or \; V_{IL} = 0 \; V, \\ V_{DD} &= 5 \; V \end{split}$			33	μW
Power Supply Sensitivity	PSS	$V_{DD} = 5 V \pm 10\%$, code = midscale		±0.02	±0.08	%/%
DYNAMIC CHARACTERISTICS ¹⁴						
Bandwidth, –3 dB	BW	$R_{AB} = 10 \text{ k}\Omega$, code = 0x80		600		kHz
		$R_{AB} = 50 \text{ k}\Omega$, code = 0x80		100		kHz
		$R_{AB} = 100 \text{ k}\Omega$, code = 0x80		40		kHz
Total Harmonic Distortion	THDw	$\label{eq:VA} \begin{split} V_{\text{A}} &= 1 \text{ V rms}, \text{V}_{\text{B}} = 0 \text{ V}, \\ f &= 1 \text{ kHz}, \text{R}_{\text{AB}} = 10 \text{ k}\Omega \end{split}$		0.1		%
Vw Settling Time	ts	$V_A = 5 V$, $V_B = 0 V$, $\pm 1 LSB$ error band		2		μs
Resistor Noise Voltage Density	en_wb	$R_{WB} = 5 k\Omega, R_S = 0 \Omega$		9		nV/√⊦

¹ Typical specifications represent average readings at 25°C and $V_{DD} = 5$ V.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.

 3 V_A = V_{DD}, V_B = 0 V, wiper (V_W) = no connect.

⁴ Specifications apply to all VRs.

⁵ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁶ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.

⁷ Guaranteed by design, but not subject to production test.

⁸ Measured at Terminal A. Terminal A is open circuited in shutdown mode.

⁹ The minimum voltage requirement on the V_H is 0.7 V × V_{DD}. For example, V_H minimum = 3.5 V when V_{DD} = 5 V. It is typical for the SCL and SDA resistors to be pulled up to V_{DD}.

However, care must be taken to ensure that the minimum V_{H} is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors. ¹⁰ Different from the operating power supply; the power supply for OTP is used one time only.

¹¹ Different from the operating current; the supply current for OTP lasts approximately 400 ms for one time only.

¹² See Figure 30 for an energy plot during an OTP program.

 13 P_{DISS} is calculated from (I_{DD} \times V_{DD}). CMOS logic level inputs result in minimum power dissipation.

¹⁴ All dynamic characteristics use $V_{DD} = 5$ V.

TIMING CHARACTERISTICS

 V_{DD} = 5 V ± 10%, or 3 V ± 10%; V_A = V_{DD} ; V_B = 0 V; -40°C < T_A < +125°C; unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
I ² C INTERFACE TIMING CHARACTERISTICS ¹						
SCL Clock Frequency	f _{SCL}				400	kHz
Bus-Free Time Between Stop and Start, tBUF	t1		1.3			μs
Hold Time (Repeated Start), $t_{HD;STA}$	t ₂	After this period, the first clock pulse is generated.	0.6			μs
Low Period of SCL Clock, tLOW	t3		1.3			μs
High Period of SCL Clock, t _{HIGH}	t4		0.6			μs
Setup Time for Repeated Start Condition, tsu;sta	t ₅		0.6			μs
Data Hold Time, t _{HD;DAT} ²	t ₆				0.9	μs
Data Setup Time, t _{SU;DAT}	t7		100			ns
Fall Time of Both SDA and SCL Signals, $t_{\scriptscriptstyle F}$	t ₈				300	ns
Rise Time of Both SDA and SCL Signals, $t_{\mbox{\tiny R}}$	t9				300	ns
Setup Time for Stop Condition, t _{SU;STO}	t ₁₀		0.6			μs
OTP Program Time	t11			400		ms

 1 See the timing diagrams for the locations of measured values (that is, see Figure 3 and Figure 48 to Figure 51). 2 The maximum $t_{HD;DAT}$ has to be met only if the device does not stretch the low period (t_{LOW}) of the SCL signal.

Timing Diagram




Figure 3. I²C Interface Detailed Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to GND	–0.3 V to +7 V
V _A , V _B , V _W to GND	V _{DD}
Terminal Current, Ax to Bx, Ax to Wx, Bx to Wx ¹	
Pulsed	±20 mA
Continuous	±5 mA
Digital Inputs and Output Voltage to GND	0 V to 7 V
Operating Temperature Range	–40°C to +125°C
Maximum Junction Temperature (T _{JMAX})	150°C
Storage Temperature Range	–65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Thermal Resistance ²	
θ _{JA} for 10-Lead MSOP	200°C/W

¹ The maximum terminal current is bound by the maximum current handling of the switches, the maximum power dissipation of the package, and the maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

 2 The package power dissipation is $(T_{JMAX}-T_A)/\theta_{JA}.$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Mnemonic

B1

A1

W2

GND

 V_{DD}

SCL

SDA

A2

B2

W1

Pin No.

1 2

3

4

5

6

7

8

9

10

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 4. AD5172 Pin Configuration

B1 Terminal. GND $\leq V_{B1} \leq V_{DD}$.

A1 Terminal. GND $\leq V_{A1} \leq V_{DD}$.

W2 Terminal. GND $\leq V_{W2} \leq V_{DD}$.

capable of driving 100 mA.

A2 Terminal. GND $\leq V_{A2} \leq V_{DD}$.

B2 Terminal. GND $\leq V_{B2} \leq V_{DD}$.

W1 Terminal. GND $\leq V_{W1} \leq V_{DD}$.

Positive Power Supply. Specified for operation from 2.7 V to 5.5 V. For OTP programming, V_{DD} needs to be a minimum of 5.6 V but no more than 5.8 V and to be

Serial Clock Input. Positive-edge triggered.

Requires a pull-up resistor. If this pin is driven directly from a logic controller without a pull-up resistor, ensure that the $V_{\mathbb{H}}$ minimum

Serial Data Input/Output. Requires a pull-up resistor. If this pin is driven directly from a logic controller without a pull-up resistor, ensure that the V_{H} minimum is 0.7 V × V_{DD} .

Description

Digital Ground.

is 0.7 V \times V_{DD}.

W2 3 TOP VIEW 8 AD1 GND 4 (Not to Scale) 7 SDA 9 V _{DD} 5 6 SCL 9
--

Figure 5. AD5173 Pin Configuration

Pin		
No.	Mnemonic	Description
1	B1	B1 Terminal. GND $\leq V_{B1} \leq V_{DD}$.
2	AD0	Programmable Address Bit 0 for Multiple Package Decoding.
3	W2	W2 Terminal. GND $\leq V_{W2} \leq V_{DD}$.
4	GND	Digital Ground.
5	V _{DD}	Positive Power Supply. Specified for operation from 2.7 V to 5.5 V. For OTP programming, V_{DD} needs to be a minimum of 5.6 V but no more than 5.8 V and to be capable of driving 100 mA.
6	SCL	Serial Clock Input. Positive-edge triggered. Requires a pull-up resistor. If this pin is driven directly from a logic controller without a pull-up resistor, ensure that the V _H minimum is 0.7 V × V _{DD} .
7	SDA	Serial Data Input/Output. Requires a pull-up resistor. If this pin is driven directly from a logic controller without a pull-up resistor, ensure that the V _H minimum is 0.7 V \times V _{DD} .
8	AD1	Programmable Address Bit 1 for Multiple Package Decoding.
9	B2	B2 Terminal. GND $\leq V_{B2} \leq V_{DD}$.
10	W1	W1 Terminal. GND $\leq V_{W1} \leq V_{DD}$.

Table 6. AD5173 Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS





Figure 6. R-INL vs. Code vs. Supply Voltages






Figure 8. INL vs. Code vs. Temperature





Figure 9. DNL vs. Code vs. Temperature







Figure 11. DNL vs. Code vs. Supply Voltages






Figure 13. R-DNL vs. Code vs. Temperature









Figure 14. Full-Scale Error vs. Temperature




















Figure 18. AD5172 Potentiometer Mode Tempco $\Delta V_{WB}/\Delta T$ vs. Code














Figure 22. Gain vs. Frequency vs. Code, $R_{AB} = 100 \text{ k}\Omega$








Figure 27. Analog Crosstalk




Figure 28. Midscale Glitch, Code 0x80 to Code 0x7F




Figure 29. Large-Signal Settling Time




Figure 25. Digital Feedthrough




Figure 26. Digital Crosstalk




Figure 30. OTP Program Energy for Single Fuse

TEST CIRCUITS

Figure 31 to Figure 38 illustrate the test circuits that define the test conditions used in the product specification tables (see Table 1 and Table 2).




Figure 31. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 35. Test Circuit for Gain vs. Frequency




Figure 32. Resistor Position Nonlinearity Error (Rheostat Operation: R-INL, R-DNL)





Figure 36. Incremental On Resistance






Figure 37. Common-Mode Leakage Current




Figure 34. Power Supply Sensitivity (PSS, PSSR)




Figure 38. Analog Crosstalk

THEORY OF OPERATION




Figure 39. Detailed Functional Block Diagram

The AD5172/AD5173 are 256-position, digitally controlled variable resistors (VRs) that employ fuse link technology to achieve memory retention of the resistance setting.

An internal power-on preset places the wiper at midscale during power-on. If the OTP function is activated, the device powers up at the user-defined permanent setting.

ONE-TIME PROGRAMMING (OTP)

Prior to OTP activation, the AD5172/AD5173 presets to midscale during initial power-on. After the wiper is set to the desired position, the resistance can be permanently set by programming the T bit high, with the proper coding (see Table 8 and Table 9), and one-time V_{DD_OTP} . The fuse link technology of the AD517x family of digital potentiometers requires V_{DD_OTP} to be between 5.6 V and 5.8 V to blow the fuses to achieve a given nonvolatile setting. However, during operation, V_{DD} can be 2.7 V to 5.5 V. As a result, an external supply is required for one-time programming. The user is allowed only one attempt to blow the fuses. If the user fails to blow the fuses during this attempt, the structure of the fuses can change such that they may never be blown, regardless of the energy applied during subsequent events. For details, see the Power Supply Considerations section.

The device control circuit has two validation bits, E1 and E0, that can be read back to check the programming status (see Table 7). Users should always read back the validation bits to ensure that the fuses are properly blown. After the fuses are blown, all fuse latches are enabled upon subsequent power-on; therefore, the output corresponds to the stored setting. Figure 39 shows a detailed functional block diagram.

Table 7. Validation Status

E1	EO	Status
0	0	Ready for programming.
1	0	Fatal error. Some fuses are not blown. Do not retry. Discard this unit.
1	1	Successful. No further programming is possible.

PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE

Rheostat Operation

The nominal resistance of the RDAC between Terminal A and Terminal B is available in 2.5 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω . The nominal resistance (R_{AB}) of the VR has 256 contact points accessed by the wiper terminal and the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings.




Figure 40. Rheostat Mode Configuration

Assuming a 10 k Ω part is used, the first connection of the wiper starts at the B terminal for Data 0x00. Because there is a 50 Ω wiper contact resistance, such a connection yields a minimum of 100 Ω (2 × 50 Ω) resistance between Terminal W and Terminal B. The second connection is the first tap point, which corresponds to 139 Ω (R_{WB} = R_{AB}/256 + 2 × R_W = 39 Ω + 2 × 50 Ω) for Data 0x01. The third connection is the next tap point, representing 178 Ω (2 × 39 Ω + 2 × 50 Ω) for Data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,100 Ω (R_{AB} + 2 × R_W).




Figure 41. AD5172/AD5173 Equivalent RDAC Circuit

The general equation that determines the digitally programmed output resistance between W and B is

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + 2 \times R_{W}$$
(1)

where:

D is the decimal equivalent of the binary code loaded in the 8-bit RDAC register.

 R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if R_{AB} is 10 k Ω and the A terminal is open circuited, the output resistance, R_{WB} , is set according to the RDAC latch codes, as listed in Table 8.

Table 8. Codes and Corresponding R_{WB} Resistance

D (Dec)	R _{WB} (Ω)	Output State
255	9961	Full scale (R _{AB} – 1 LSB + R _w)
128	5060	Midscale
1	139	1 LSB
0	100	Zero scale (wiper contact resistance)

Note that in the zero-scale condition, a finite wiper resistance of 100 Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact may occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance, R_{WA} . When these terminals are used, the B terminal can be opened. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{128} \times R_{AB} + 2 \times R_{W}$$
(2)

When R_{AB} is 10 k Ω and the B terminal is open circuited, the output resistance, R_{WA} , is set according to the RDAC latch codes, as listed in Table 9.

		0
D (Dec)	R _{WA} (Ω)	Output State
255	139	Full scale
128	5060	Midscale
1	9961	1 LSB
0	10,060	Zero scale

Typical device-to-device matching is process-lot dependent and can vary up to $\pm 30\%$. Because the resistance element is processed using thin-film technology, the change in R_{AB} with temperature has a very low temperature coefficient of 35 ppm/°C.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper to B and at wiper to A, proportional to the input voltage at A to B. Unlike the polarity of V_{DD} to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.




Figure 42. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper to B, starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at V_w with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{D}{256} V_A + \frac{256 - D}{256} V_B \tag{3}$$


A more accurate calculation, which includes the effect of wiper resistance, $V_{\rm W},$ is

$$V_{W}(D) = \frac{R_{WB}(D)}{R_{AB}} V_{A} + \frac{R_{WA}(D)}{R_{AB}} V_{B}$$
(4)

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Unlike in the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{WA} and R_{WB}, not on the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

ESD PROTECTION

All digital inputs, SDA, SCL, AD0, and AD1, are protected with a series input resistor and parallel Zener ESD structures, as shown in Figure 43 and Figure 44.






Figure 44. ESD Protection of Resistor Terminals

TERMINAL VOLTAGE OPERATING RANGE

The AD5172/AD5173 V_{DD} to GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed V_{DD} or GND are clamped by the internal forward-biased diodes (see Figure 45).




Figure 45. Maximum Terminal Voltages Set by VDD and GND

POWER-UP SEQUENCE

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 45), it is important to power V_{DD} /GND before applying voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that V_{DD} is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is GND, V_{DD} , digital inputs, and then $V_A/V_B/V_W$. The relative order of powering V_A , V_B , V_W , and the digital inputs is not important, as long as they are powered after V_{DD} /GND.

POWER SUPPLY CONSIDERATIONS

To minimize the package pin count, both the one-time programming and normal operating voltage supplies are applied to the same V_{DD} terminal of the device. The AD5172/AD5173 employ fuse link technology that requires 5.6 V to 5.8 V to blow the internal fuses to achieve a given setting, but normal V_{DD} can be 2.7 V to 5.5 V. Such dual-voltage requirements need isolation between the supplies if V_{DD} is lower than the required $V_{DD_{OTP}}$. The fuse programming supply (either an on-board regulator or rack-mount power supply) must be rated at 5.6 V to 5.8 V and must be able to provide a 100 mA transient current for 400 ms for successful one-time programming. When programming is completed, the V_{DD_OTP} supply must be removed to allow normal operation at 2.7 V to 5.5 V; the device consumes only microamps of current.




Figure 46. Isolate 5.7 V OTP Supply from 2.7 V Normal Operating Supply

For example, for those who operate their systems at 2.7 V, use of the bidirectional, low threshold, P-channel MOSFETs is recommended for the isolation of the supply. As shown in Figure 46, this assumes that the 2.7 V system voltage is applied first and that the P1 and P2 gates are pulled to ground, thus turning on P1 and then P2. As a result, V_{DD} of the AD5172/AD5173 approaches 2.7 V. When the AD5172/AD5173 setting is found, the factory tester applies the V_{DD_OTP} to both the V_{DD} and the MOSFET gates, thus turning P1 and P2 off. To program the AD5172/AD5173 while the 2.7 V source is protected, execute the OTP command at this time. When the OTP is completed, the tester withdraws the V_{DD_OTP} , and the setting of the AD5172 or AD5173 is fixed permanently.

The AD5172/AD5173 achieve the OTP function by blowing internal fuses. Always apply the 5.6 V to 5.8 V one-time program voltage requirement at the first fuse programming attempt. Failure to comply with this requirement may lead to changing the fuse structures, rendering programming inoperable.

Care should be taken when SCL and SDA are driven from a low voltage logic controller. Users must ensure that the logic high level is between 0.7 V × V_{DD} and V_{DD} + 0.5 V.

Poor PCB layout introduces parasitics that can affect fuse programming. Therefore, it is recommended to add a 1 μ F to 10 μ F tantalum capacitor in parallel with a 1 nF ceramic capacitor as close as possible to the VDD pin. The type and value chosen for both capacitors are important. These capacitors work together to provide both fast responsiveness and large supply current handling with minimum supply droop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple, whereas C2 reduces high frequency noise during normal operation.

LAYOUT CONSIDERATIONS

In PCB layout, it is a good practice to employ compact, minimum lead length design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.




Figure 47. Power Supply Bypassing

I²C INTERFACE

WRITE MODE

Table 10. AD5172 Write Mode

S	0	1	0	1	1	1	1	W	Α	A0	SD	Т	0	ow	X	Χ	X	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Ρ
			Slav	e ado	dress	byte						Inst	ructi	ion b	yte							Data	byte					

Table 11. AD5173 Write Mode

S	0	1	0	1	1	AD1	AD0	W	Α	A0	SD	Т	0	ow	Χ	X	Χ	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Ρ
			Slav	e ad	dres	s byte						Inst	ruct	ion b	/te							Data	byte	•				

READ MODE

Table 12. AD5172 Read Mode

S	0	1	0	1	1	1	1	R	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	E1	E0	Χ	Χ	Χ	X	Х	X	Α	Ρ
			Slav	e ado	dress	byte	•					Inst	tructi	ion b	yte							Data	byte					

Table 13. AD5173 Read Mode


S	0	1	0	1	1	AD1	AD0	R	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	E1	E0	Χ	Х	X	X	X	X	Α	Ρ
			Slav	/e ad	dres	s byte						Inst	ructi	ion b	yte							Data	byte					

Table 14. SDA Bits Descriptions

Bit	Description
S	Start condition.
Р	Stop condition.
A	Acknowledge.
AD0, AD1	Package pin-programmable address bits.
Х	Don't care.
W	Write.
R	Read.
A0	RDAC subaddress select bit.
SD	Shutdown connects wiper to B terminal and open circuits the A terminal. It does not change the contents of the wiper register.
Т	OTP programming bit. Logic 1 programs the wiper permanently.
OW	Overwrites the fuse setting and programs the digital potentiometer to a different setting. Upon power-up, the digital potentiometer is preset to either midscale or fuse setting, depending on whether the fuse link was blown.
D7, D6, D5, D4, D3, D2, D1, D0	Data bits.
E1, E0	OTP validation bits.
	00 = ready to program.
	10 = fatal error. Some fuses not blown. Do not retry. Discard this unit.
	11 = programmed successfully. No further adjustments are possible.

I²C CONTROLLER PROGRAMMING

Write Bit Patterns



I²C-COMPATIBLE, 2-WIRE SERIAL BUS

This section describes how the 2-wire, I²C-compatible serial bus protocol operates.

The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 48 and Figure 49). The following byte is the slave address byte, which consists of the slave address followed by an R/\overline{W} bit (this bit determines whether data is read from or written to the slave device). The AD5172 has a fixed slave address byte, whereas the AD5173 has two configurable address bits, AD0 and AD1 (see Figure 48 and Figure 49).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\overline{W} bit is high, the master reads from the slave device. If the R/\overline{W} bit is low, the master writes to the slave device.

In write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC subaddress select bit. Logic low selects Channel 1; logic high selects Channel 2.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost 0 Ω in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC. In addition, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The third MSB, T, is the OTP programming bit. A logic high blows the polyfuses and programs the resistor setting permanently. The OTP program time is 400 ms.

The fourth MSB must always be at Logic 0.

The fifth MSB, OW, is an overwrite bit. When raised to a logic high, OW allows the RDAC setting to be changed even after the internal fuses are blown. However, when OW is returned to Logic 0, the position of the RDAC returns to the setting prior to the overwrite. Because OW is not static, if the device is powered off and on, the RDAC presets to midscale or to the setting at which the fuses were blown, depending on whether the fuses had been permanently set.

The remainder of the bits in the instruction byte are don't cares (see Figure 48 and Figure 49).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 3).

In read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference from the write mode, where there are eight data bits followed by an acknowledge bit). Similarly, transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 50 and Figure 51).

Note that the channel of interest is the one that is previously selected in write mode. If users need to read the RDAC values of both channels, they must program the first channel in write mode and then change to read mode to read the first channel value. After that, the user must return to write mode with the second channel selected and read the second channel value in read mode. It is not necessary for users to issue the Frame 3 data byte in write mode for subsequent readback operations. Refer to Figure 50 and Figure 51 for the programming format.


Following the data byte, the validation byte contains two validation bits, E0 and E1 (see Table 7). These bits signify the status of the one-time programming (see Figure 50 and Figure 51).

After all data bits are read or written, the master establishes a stop condition. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition (see Figure 48 and Figure 49). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master brings the SDA line low before the 10th clock pulse and then brings the SDA line high to establish a stop condition (see Figure 50 and Figure 51).

A repeated write function provides the user with the flexibility of updating the RDAC output multiple times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in write mode, the RDAC output is updated on each successive byte. If different instructions are needed, however, the write/read mode must restart with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

Multiple Devices on One Bus (AD5173 Only)

Figure 52 shows four AD5173 devices on the same serial bus. Each has a different slave address because the states of the AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully I²C-compatible interface.



LEVEL SHIFTING FOR DIFFERENT VOLTAGE OPERATION

If the SCL and SDA signals come from a low voltage logic controller and are below the minimum V_{IH} level (0.7 V × V_{DD}), level shift the signals for read/write communications between the AD5172/AD5173 and the controller. Figure 53 shows one of the implementations. For example, when SDA1 is at 2.5 V, M1 turns off, and SDA2 becomes 5 V. When SDA1 is at 0 V, M1 turns on, and SDA2 approaches 0 V. As a result, proper level shifting is established. It is best practice for M1 and M2 to be low threshold N-channel power MOSFETs, such as the FDV301N from Fairchild Semiconductor.





Figure 53. Level Shifting for Different Voltage Operation

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 54. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	R _{AB} (kΩ)	Temperature Range	Package Description	Package Option	Branding
AD5172BRM2.5	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCY
AD5172BRM2.5-RL7	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCY
AD5172BRMZ2.5 ²	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCR
AD5172BRM10	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCZ
AD5172BRM10-RL7	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCZ
AD5172BRMZ10 ²	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCT
AD5172BRMZ10-RL7 ²	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCT
AD5172BRM50	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCX
AD5172BRMZ50 ²	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCU
AD5172BRMZ50-RL7 ²	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCU
AD5172BRM100	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCW
AD5172BRMZ100 ²	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCV
AD5172BRMZ100-RL7 ²	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCV
AD5173BRM2.5	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCM
AD5173BRM2.5-RL7	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCM
AD5173BRMZ2.5 ²	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCH
AD5173BRMZ2.5-RL7 ²	2.5	-40°C to +125°C	10-Lead MSOP	RM-10	DCH
AD5173BRM10	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCQ
AD5173BRM10-RL7	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCQ
AD5173BRMZ10 ²	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCL
AD5173BRMZ10-RL7 ²	10	-40°C to +125°C	10-Lead MSOP	RM-10	DCL
AD5173BRM50	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCN
AD5173BRM50-RL7	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCN
AD5173BRMZ50 ²	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCJ
AD5173BRMZ50-RL7 ²	50	-40°C to +125°C	10-Lead MSOP	RM-10	DCJ
AD5173BRM100	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCP
AD5173BRM100-RL7	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCP
AD5173BRMZ100 ²	100	-40°C to +125°C	10-Lead MSOP	RM-10	DCK

¹ The part has a YWW or #YWW label and an assembly lot number label on the bottom side of the package. The Y shows the year that the part was made; for example,

Y = 5 means the part was made in 2005. WW shows the work week that the part was made.

 2 Z = RoHS Compliant Part.

NOTES

Purchase of licensed I²C components of Analog Devices, Inc., or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

©2003–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04103-0-4/09(H)



www.analog.com

Rev. H | Page 24 of 24